A new CMOS exponential function generator is prcsented. The proposed circuit is compact. with low power and wide dynamic range. The proposed circuit has been fabricated in a 0.50 pm CMOS process. Experimental results show that the ourput range of the proposed exponential function generator a n be more than I5 dB with the liner error less than +0.5 dB. Thc supply voltage is f I .5 V and the power dissipation is less than 0.4 mW. Experimental rcsults are given to dcmonstrvtc the proposed circuit.
device working in saturation for CMOS technologies. To realise the exponential function, the approximated Taylor's serics expansion [ 2 4 ] can he utilised. Alternatively, a pseudo-exponential function [ S , 61 can be used to generate the required exponential function. In this Letter, a new CMOS pseudo-exponential function generator is presented and the experimental results are given to vcrify the theoretical analysis.
Dmign principle and circuit implemrntation:
The pseudo-exponential function.f(x), which can mimic the exponential function exp(2x)
[6], is expressed as The proposed CMOS pseudo-exponential function generator is shown Fig. 2 . Assume that both transistors MI and M2 are biased in thc triode region without body effcct. The source currents I , and l2 can be expressed as
where Ih is a reference current, tin,,2 are the transconductancc parameters and V T~, ,~ are thc threshold voltages of MI and M2, respectively. The current mirror, M5 and M6, is used to duplicate the current 
Since the source voltages of M3 and M4 are equal (i.e. Vy8, = V , , ) ,
Substituting (2), (4) and ( (8) into (7) and comparing to (I) yields Therefore, a pseudo-exponential function generator can be realised.
Erperimcnlol resulrs:
The proposed circuit has been fabricated in a 0.5 pm CMOS process. The die photograph is shown in Fig. 1 . Introduction: The 1.5 bitlstagc pipelined analogue-to-digital canver~ ter (ADC) is almost the most power efficient architecture, hut suffers from a complicated and long digital self-calibration period. This is a drawback because digital self-calibration has become more attractive for modern deep submicron CMOS technologies, in which the implementation of a digital circuit is bucoming easier and faster.
The radixc2 architecture has the advantage ofhaving a simpler digital self-calibration hut is more sensitive to circuit non-idealities. It also requires a higher number of stages compared to its 1.5 hitlstage counterpart, leading to largcr power dissipation. In this Letter, a combined archirecturc of radixc2 and 1.5 hit/stage is presented.
The few first stager make use of radixc2 architemre and digital self-calibration. while the remaining stages use 1.5 billstage in which no calibration is employed. This architecture minimises the power dissipation, while requiring a simpler digital self-calibration. The presented 10 bit, 60 MHz, 3.3 V ADC consumes 50mA in 3.0 V supply (10% lower than nominal wltage) and achieves >57dB SNDR in 811 process comer cases and tcmperature ranges. The 1M3 of the converter is >60 dB.
Converter orchilecture: The first four stages have different radix factors as 1.4, 1.8, 1.75 and 1.75 while the remaining nine stages are traditional 1.5 bit/rtage. Overall there arc 14 raw bits, four from the radix stagcs. and ten from the rest. The ADC output number associated with its full-scale l~c l is 8180 out of which 3 hits are truncated resulting in 1024 levels (lobit) at the output of the calihration/error-correction unit. Fig. 1 shows the corresponding w i g h t s of the raw bits, the ADC architecture, and the digitally calibrated stages. The ten least significant hits come from the overlapped 9 bit-pairs of the 1.5 bitjrtage stages. Fig. 1 
